
J_MIC3
J_MIC2
J_MIC4
J_MIC1
J_PWR
TP_MCU_SWD
PCB Edge


H1
H2
H3
H4
J6
PCB Edge
J11
J11
U25
C77
R45
R47
R44
C49
R48
R46
R51
R103
T_EOL
R95
R8
J7
U15
R49
R55
J12
D11
C75
C74
R90
R80
R82
R87
R88
R83
R84
R85
J13
R99
C78
D8
TP_MCU_SWD
C17
R6
C18
R4
R96
R5
R69
R12
C7
C6
C11
R14
R71
C9
C8
C10
R16
C2
R101
R102
C4
C12
R3
R1
R91
R57
R75
C14
C3
C15
C25
C23
C22
C21
C24
R7
U6
C20
C19
R32
R25
R29
C34
C33
R24
R31
R30
R34
R28
C48
C35
J_PWR
R100
C72
C71
R76
R77
C73
R78
U11
R74
J_MIC1
D2
R19
R36
C47
C43
C40
R39
R40
C39
C41
C45
R42
C38
C37
U26
U8
C29
C27
R17
C28
L1
C30
C31
C32
R18
U10
C67
C66
R65
R63
R67
R66
R64
R68
C65
U5
U7
R56
C63
R58
U9
C60
C61
C62
Q4
R60
R20
J9
D4
D5
C70
C69
R73
J10
R21
J_MIC3
J_MIC3
R22
J_MIC4
J_MIC4
D3
C80
C79
R13
J8
J_MIC2
J_MIC2
FL1
D10
R37
C46
R41
R35
R38

J_MIC3
J_MIC2
J_MIC4
J_MIC1
J_PWR
TP_MCU_SWD
CARD ENTRY
CARD ENTRY
PCB Edge

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U5
C65
U9
R58
C63
R56
FL1
R47
R61
C68
R67
R63
R65
R62
U10
C67
C66
R68
R64
R66
R22
J_MIC4
R21
J_MIC1
U8
R36
C47
C43
C40
R39
C39
R40
C41
C45
R42
C27
R19
D2
C28
R20
R38
R35
C46
R41
C44
D10
R37
R34
R30
R31
C48
R28
C35
R29
C33
C34
R32
R25
C20
R24
PWR
R26
C7
R1
R3
C12
C4
R5
C6
C5
R12
R69
C11
R14
R71
C9
C8
R16
C10
C2
R96
R79
C17
C18
R4
R6
C3
C14
C16
R75
R7
C22
C21
C23
C25
R10
R9
R11
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
R44
C49
R48
C50
C52
C36
C53
C54
R50
R52
R51
R103
U6
J6
R55
R54
C51
C55
C56
C57
C58
R49
U4
J7
R18
C29
C28
R17
C27
L1
C31
C32
C30
U14
C15
C19
R102
R101
R99
C78
D8
J13
J12
R90
D11
C74
C75
R85
R84
R83
R88
R87
R82
R81
R80
R89
R91
SWD
TP_MCU_SWD
C76
C77
R100
C71
C72
U11
C73
R76
R77
R78

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U5
C65
U9
R58
C63
R56
FL1
R47
R61
C68
R67
R63
R65
R62
U10
C67
C66
R68
R64
R66
R22
J_MIC4
R21
J_MIC1
U8
R36
C47
C43
C40
R39
C39
R40
C41
C45
R42
C27
R19
D2
C28
R20
R38
R35
C46
R41
C44
D10
R37
R34
R30
R31
C48
R28
C35
R29
C33
C34
R32
R25
C20
R24
PWR
R26
C7
R1
R3
C12
C4
R5
C6
C5
R12
R69
C11
R14
R71
C9
C8
R16
C10
C2
R96
R79
C17
C18
R4
R6
C3
C14
C16
R75
R7
C22
C21
C23
C25
R10
R9
R11
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
R44
C49
R48
C50
C52
C36
C53
C54
R50
R52
R51
R103
U6
J6
R55
R54
C51
C55
C56
C57
C58
R49
U4
J7
R18
C29
C28
R17
C27
L1
C31
C32
C30
U14
C15
C19
R102
R101
R99
C78
D8
J13
J12
R90
D11
C74
C75
R85
R84
R83
R88
R87
R82
R81
R80
R89
R91
SWD
TP_MCU_SWD
C76
C77
R100
C71
C72
U11
C73
R76
R77
R78

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U5
C65
U9
R58
C63
R56
FL1
R47
R61
C68
R67
R63
R65
R62
U10
C67
C66
R68
R64
R66
R22
J_MIC4
R21
J_MIC1
U8
R36
C47
C43
C40
R39
C39
R40
C41
C45
R42
C27
R19
D2
C28
R20
R38
R35
C46
R41
C44
D10
R37
R34
R30
R31
C48
R28
C35
R29
C33
C34
R32
R25
C20
R24
PWR
R26
C7
R1
R3
C12
C4
R5
C6
C5
R12
R69
C11
R14
R71
C9
C8
R16
C10
C2
R96
R79
C17
C18
R4
R6
C3
C14
C16
R75
R7
C22
C21
C23
C25
R10
R9
R11
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
R44
C49
R48
C50
C52
C36
C53
C54
R50
R52
R51
R103
U6
J6
R55
R54
C51
C55
C56
C57
C58
R49
U4
J7
R18
C29
C28
R17
C27
L1
C31
C32
C30
U14
C15
C19
R102
R101
R99
C78
D8
J13
J12
R90
D11
C74
C75
R85
R84
R83
R88
R87
R82
R81
R80
R89
R91
SWD
TP_MCU_SWD
C76
C77
R100
C71
C72
U11
C73
R76
R77
R78

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U5
C65
U9
R58
C63
R56
FL1
R47
R61
C68
R67
R63
R65
R62
U10
C67
C66
R68
R64
R66
R22
J_MIC4
R21
J_MIC1
U8
R36
C47
C43
C40
R39
C39
R40
C41
C45
R42
C27
R19
D2
C28
R20
R38
R35
C46
R41
C44
D10
R37
R34
R30
R31
C48
R28
C35
R29
C33
C34
R32
R25
C20
R24
PWR
R26
C7
R1
R3
C12
C4
R5
C6
C5
R12
R69
C11
R14
R71
C9
C8
R16
C10
C2
R96
R79
C17
C18
R4
R6
C3
C14
C16
R75
R7
C22
C21
C23
C25
R10
R9
R11
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
R44
C49
R48
C50
C52
C36
C53
C54
R50
R52
R51
R103
U6
J6
R55
R54
C51
C55
C56
C57
C58
R49
U4
J7
R18
C29
C28
R17
C27
L1
C31
C32
C30
U14
C15
C19
R102
R101
R99
C78
D8
J13
J12
R90
D11
C74
C75
R85
R84
R83
R88
R87
R82
R81
R80
R89
R91
SWD
TP_MCU_SWD
C76
C77
R100
C71
C72
U11
C73
R76
R77
R78

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U5
C65
U9
R58
C63
R56
FL1
R47
R61
C68
R67
R63
R65
R62
U10
C67
C66
R68
R64
R66
R22
J_MIC4
R21
J_MIC1
U8
R36
C47
C43
C40
R39
C39
R40
C41
C45
R42
C27
R19
D2
C28
R20
R38
R35
C46
R41
C44
D10
R37
R34
R30
R31
C48
R28
C35
R29
C33
C34
R32
R25
C20
R24
PWR
R26
C7
R1
R3
C12
C4
R5
C6
C5
R12
R69
C11
R14
R71
C9
C8
R16
C10
C2
R96
R79
C17
C18
R4
R6
C3
C14
C16
R75
R7
C22
C21
C23
C25
R10
R9
R11
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
R44
C49
R48
C50
C52
C36
C53
C54
R50
R52
R51
R103
U6
J6
R55
R54
C51
C55
C56
C57
C58
R49
U4
J7
R18
C29
C28
R17
C27
L1
C31
C32
C30
U14
C15
C19
R102
R101
R99
C78
D8
J13
J12
R90
D11
C74
C75
R85
R84
R83
R88
R87
R82
R81
R80
R89
R91
SWD
TP_MCU_SWD
C76
C77
R100
C71
C72
U11
C73
R76
R77
R78

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U5
C65
U9
R58
C63
R56
FL1
R47
R61
C68
R67
R63
R65
R62
U10
C67
C66
R68
R64
R66
R22
J_MIC4
R21
J_MIC1
U8
R36
C47
C43
C40
R39
C39
R40
C41
C45
R42
C27
R19
D2
C28
R20
R38
R35
C46
R41
C44
D10
R37
R34
R30
R31
C48
R28
C35
R29
C33
C34
R32
R25
C20
R24
PWR
R26
C7
R1
R3
C12
C4
R5
C6
C5
R12
R69
C11
R14
R71
C9
C8
R16
C10
C2
R96
R79
C17
C18
R4
R6
C3
C14
C16
R75
R7
C22
C21
C23
C25
R10
R9
R11
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
R44
C49
R48
C50
C52
C36
C53
C54
R50
R52
R51
R103
U6
J6
R55
R54
C51
C55
C56
C57
C58
R49
U4
J7
R18
C29
C28
R17
C27
L1
C31
C32
C30
U14
C15
C19
R102
R101
R99
C78
D8
J13
J12
R90
D11
C74
C75
R85
R84
R83
R88
R87
R82
R81
R80
R89
R91
SWD
TP_MCU_SWD
C76
C77
R100
C71
C72
U11
C73
R76
R77
R78

J_MIC3
J_MIC2
J10
J9
J8
D4
D5
C70
C69
R73
C62
C64
R60
C61
C60
U9
R58
C63
R56
U5
C65
FL1
R47
R61
C68
R67
R63
R65
R62
U10
R68
R64
R66
C66
C67
R22
J_MIC4
R20
D10
R38
R35
C46
R41
C47
U8
R42
C45
C41
C39
R40
C42
C44
R39
C40
C43
C47
R36
R19
D2
J_MIC1
U11
C71
C72
R100
C73
C78
R76
R77
R7
C24
C22
C21
C23
C25
U14
C19
C3
C14
C16
R75
R15
R23
X1
R1
R10
R3
C12
C2
R16
C10
C8
C9
C11
C5
C7
C6
R12
R69
R5
R102
R31
R30
R34
R28
C48
C35
R33
C36
R26
R27
C33
R29
C34
R25
C20
R24
J_PWR
R96
C18
R4
R79
C17
R6
C5
T_EOL
R103
R51
U4
R52
R48
C50
C52
C53
C54
R50
C38
R49
C51
C55
C57
C58
C59
R53
R54
R55
R11
R10
R9
R8
R95
R98
R97
C7
U25
J11
PCB Edge
R45
R47
C49
R44
J6
J7
U12
R90
R91
R92
R93
R94
R83
R84
R85
C74
C75
D11
R99
C78
J3
J12
TP_MCU_SWD

Hierarchy-only engineering candidate. Signed Review-A pin/net authority is retained; routing, DRC, DFM, Review B and manufacture remain prohibited.

Sheet: Power entry and rail interface

- 1V8_MIC
- 3V8_MODEM
- EN_MODEM
- GND_DIGITAL
- GND_MODEM
- I2C2_SDA_BUS
- PWR_GOOD
- 3V3_DIGITAL
- EN_AUX
- FAULT
- GND_MIC
- I2C2_SCL_BUS
- PWR_FAULT

File: PCB-MAIN_01_POWER.kicad_sch.sch

Sheet: GNSS timing antenna and supervisor

- 3V3_DIGITAL
- GNSS_PPS_U1
- GNSS_TX_U1
- GND_DIGITAL
- GNSS_RX_U1

File: PCB-MAIN_04_GNSS.kicad_sch.sch

Sheet: BLE module reset DFU and SWD

- 3V3_DIGITAL
- BLE_EN
- BLE_TX_U1
- BLE_DFU_REQ
- BLE_RX_U1
- GND_DIGITAL

File: PCB-MAIN_07_BLE.kicad_sch.sch

Sheet: MCU clocks reset and straps

- 3V3_DIGITAL
- ACCEL_INT
- BLE_EN
- BLE_TX_U1
- CELL_DTR_U16
- CELL_RESET_N_CMD
- CELL_RX_U16
- CELL_TX_U16
- EN_MODEM
- GNSS_PPS_U1
- GNSS_TX_U1
- I2C2_SDA_U1
- LORA_DIO1
- LORA_MOSI_U1
- LORA_RESET_N
- LORA_SCK_U1
- MIC_WAKE
- NOR_IO0_U1
- NOR_IO2_U1
- NOR_NCS_U2
- PDM_CLK
- PDM_DATA2
- PDM_DATA4
- PWR_GOOD
- REV_STRAP1
- SD_CMD_U1
- SD_D1_U1
- SD_D3_U1
- SIM1_DET
- SIM_MUX_EN
- SWCLK
- TAMPER_IN_U1
- TEST_UART_TX_U1
- USB_DP_U1
- AAD_CFG
- BLE_DFU_REQ
- BLE_RX_U1
- BOOT0
- CELL_PWRKEY_CMD
- CELL_RI_U16
- CELL_STATUS_U16
- EN_AUX
- GND_DIGITAL
- GNSS_RX_U1
- I2C2_SCL_U1
- LORA_BUSY
- LORA_MISO_U1
- LORA_NSS_U1
- LORA_RXEN
- LORA_TXEN
- NOR_CLK_U1
- NOR_IO1_U1
- NOR_IO3_U1
- NRST
- PDM_DATA1
- PDM_DATA3
- PWR_FAULT
- REV_STRAP0
- SD_CK_U1
- SD_D0_U1
- SD_D2_U1
- SD_DET
- SIM2_DET
- SIM_MUX_SEL
- SWDIO
- TEST_UART_RX_U1
- USB_DM_U1
- USB_VBUS_SENSE

File: PCB-MAIN_02_MCU.kicad_sch.sch

Sheet: Cellular modem dual SIM and recovery

- 3V3_DIGITAL
- CELL_DTR_U16
- CELL_RESET_N_CMD
- CELL_RX_U16
- CELL_TX_U16
- SIM1_DET
- SIM_MUX_EN
- 3V8_MODEM
- CELL_PWRKEY_CMD
- CELL_RI_U16
- CELL_STATUS_U16
- GND_MODEM
- SIM2_DET
- SIM_MUX_SEL

File: PCB-MAIN_09_CELLULAR.kicad_sch.sch

Sheet: Storage sensors microSD and tamper

- 3V3_DIGITAL
- GND_DIGITAL
- I2C2_SCL_U1
- I2C2_SDA_U1
- NOR_IO0_U1
- NOR_IO2_U1
- NOR_NCS_U2
- SD_CMD_U1
- SD_D1_U1
- SD_D3_U1
- TAMPER_IN_U1
- ACCEL_INT
- I2C2_SCL_BUS
- I2C2_SDA_BUS
- NOR_CLK_U1
- NOR_IO1_U1
- NOR_IO3_U1
- SD_CK_U1
- SD_D0_U1
- SD_D2_U1
- SD_DET

File: PCB-MAIN_08_STORAGE_SENSORS.kicad_sch.sch

Sheet: PDM audio AAD and microphone harnesses

- 1V8_MIC
- AAD_CFG
- GND_MIC
- PDM_CLK
- PDM_DATA2
- PDM_DATA4
- 3V3_DIGITAL
- GND_DIGITAL
- MIC_WAKE
- PDM_DATA1
- PDM_DATA3

File: PCB-MAIN_03_AUDIO.kicad_sch.sch

Sheet: LoRa radio control and conducted RF

- 3V3_DIGITAL
- LORA_BUSY
- LORA_MISO_U1
- LORA_NSS_U1
- LORA_RXEN
- LORA_TXEN
- GND_DIGITAL
- LORA_DIO1
- LORA_MOSI_U1
- LORA_RESET_N
- LORA_SCK_U1

File: PCB-MAIN_06_LORA.kicad_sch.sch

Sheet: USB service debug and EOL fixture

- 1V8_MIC
- 3V8_MODEM
- FAULT
- I2C2_SCL_BUS
- NRST
- REV_STRAP0
- SWCLK
- TEST_UART_RX_U1
- USB_DM_U1
- USB_VBUS_SENSE
- 3V3_DIGITAL
- BOOT0
- GND_DIGITAL
- I2C2_SDA_BUS
- PWR_GOOD
- REV_STRAP1
- SWDIO
- TEST_UART_TX_U1
- USB_DP_U1


File: PCB-MAIN_09_CONNECTORS_TEST.kicad_sch.sch

NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending.
Root sheet 1 of 10
~~Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced~~
Dioneya / ZS-BPLA
Sheet: /
File: PCB-MAIN.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - System overview

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.



NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 2 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA

Sheet: /
File: PCB-MAIN_01_POWER.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - Power

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.

U1

STM32U535RIV7BQ

Y1

32.768 kHz full-swing LVCMOS

C1 100 nF 25 V X7R

C2 100 nF 25 V X7R

C3 100 nF 25 V X7R

C4 100 nF 25 V X7R

C5 100 nF 25 V X7R

C6 10 uF 10 V X5R

C7 100 nF 25 V X7R

C8 100 nF 25 V X7R

C9 1 uF 35 V X5R

C10 100 nF 25 V X7R

C11 1 uF 35 V X5R

C12 100 nF 25 V X7R

C13 10 uF 10 V X5R

C14 2.2 uF 10 V X5R

C15 2.2 uF 10 V X5R

C16 100 nF 25 V X7R

C17 100 nF 25 V X7R

C18 100 nF 25 V X7R

L1 2.2 uH 20%

R1 10 kOhm 1%

R2 100 kOhm 1%

R3 100 kOhm 1%

R4 100 kOhm 1%

R5 100 kOhm 1%

R6 100 kOhm 1%

NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 3 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA


Sheet: /
File: PCB-MAIN_02_MCU.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - MCU

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1


Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.

U7




SN74AVC8T245PWR

U17




SN74LVC2334PWR

U19




4 channel 0.5 pF ESD

U20



4 channel 0.5 pF ESD

U21



4 channel 0.5 pF ESD

J_MIC3




5046500-0808

U22




4 channel 0.5 pF ESD

J_MIC1



5046500-0808

J_MIC2



5046500-0808

J_MIC4



5046500-0808

U18



C27



100 nF 25 V X7R

C28



100 nF 25 V X7R

C29



100 nF 25 V X7R

C30



100 nF 25 V X7R

C31



100 nF 25 V X7R

C32

SN74AVC1T45DRLR




100 nF 25 V X7R

R17



22 Ohm 3%

R18



22 Ohm 3%

R16

100 kOhm 1%

R20

100 kOhm 1%

R21

100 kOhm 1%

R22

100 kOhm 1%

R23

100 kOhm 1%


NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 4 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA

Sheet: /
File: PCB-MAIN_03_AUDIO.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - PDM audio

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.















































NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 5 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA
Sheet: /
File: PCB-MAIN_04_GNSS.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - GNSS


Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1


Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.

U8


PSM_IND
ADC1
GND
PCM_CLK
PCM_SYNC
PCM_DIN
PCM_DOUT
USB_VBUS
USB_DP
USB_DM
RESERVED
RESERVED
RESERVED
PWRKEY
RESERVED
RESET_N
W_DISABLE#
AP_READY
STATUS
NET_STATUS
DBG_RXD
DBG_TXD
ADC0
GPIO1
GPIO2
GNSS_TXD
GNSS_RXD
VDD_EXT
MAIN_DTR
GND
VBAT_BB
VBAT_BB
MAIN_RXD
MAIN_TXD
MAIN_CTS
MAIN_RTS
MAIN_DCD
MAIN_RI
I2C_SCL
I2C_SDA
USIM_DET
USIM_VDD
USIM_RST
USIM_DATA
USIM_CLK
USIM_GND
GND
ANT_GNSS
GND
GNSS_LNA_EN
VBAT_RF
VBAT_RF
GND
GND
ANT_WIFI
RESERVED
GND
GND
ANT_MAIN
GND
GND
RESERVED
GPIO3
GPIO4
GPIO5
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
USB_BOOT
RESERVED
RESERVED
RESERVED
GND
GND
GND
GND
GND
GRFC1
GRFC2
GPIO6
GPIO7
GPIO8
GPIO9
GND
GND
GND
RESERVED
RESERVED
RESERVED
RESERVED
PON_TRG
RESERVED
RESERVED
GND
GND
GND
GND
3V8_MODEM_RF
3V8_MODEM_RF
GND_MODEM
GND_MODEM
GND_MODEM
GND_MODEM
GND_MODEM
CELL_SIF
GND_MODEM
GND_MODEM
GND_MODEM
GND_MODEM
GND_MODEM

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.










































NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 7 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA


Sheet: /
File: PCB-MAIN_06_LORA.kicad_sch


Title: Dioneya PCB-MAIN Rev.A - LoRa

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.

























NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 8 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA


Sheet: /
File: PCB-MAIN_07_BLE.kicad_sch


Title: Dioneya PCB-MAIN Rev.A - BLE

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.























NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 9 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA


Sheet: /
File: PCB-MAIN_08_STORAGE_SENSORS.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - Storage + sensors


Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1

Every connected symbol pin has one explicit wire stub. Only hierarchical labels cross functional-sheet boundaries.

J1



TP_SCL



TP_MCU_SWD



TEST_PADS

U25



2 channel 0.7 pF USB ESD

TEST_PADS

C77

USB4105-GF-A-120

4.7 nF 200 V X7R

D6

5.5 V 0.5 pF ESD

D7

5.5 V 0.5 pF ESD

D8

5.5 V 0.5 pF ESD

R91

22 Ohm 1%

R92

22 Ohm 1%

R93

5.1 kOhm 1%

R94

5.1 kOhm 1%

R95

1 kOhm 1%

R96

100 kOhm 1%

R97

1 MOhm 1%

R98

0 Ohm

R101

22 Ohm 1%

R102


1 kOhm 1%

NOT FOR MANUFACTURE - hierarchy review/routing/DRC/DFM/Review B pending
Functional sheet 10 of 10
Human-readable hierarchy candidate; exact Review-A pin/net equivalence enforced
Dioneya / ZS-BPLA

Sheet: /
File: PCB-MAIN_09_CONNECTORS_TEST.kicad_sch

Title: Dioneya PCB-MAIN Rev.A - USB + debug

Size: A2	Date: 2026-09-16	Rev: A
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/1


CARD ENTRY
CARD ENTRY